Best Private University in Chhattisgarh | Top University of Steel Technology and Management in Raigarh, Chhattisgarh |OP Jindal University.

Faculty Profile

Dr. Abhishek N. Tripathi

Assistant Professor

Department of Electrical Engineering

School of Engineering

  abhishek.tripathi@opju.ac.in

  •  PhD in Electronics and Communication from Maulana Azad National Institute of Technology, Bhopal - 2020.
  •  M.Tech in Microelectronics and Embedded Technology from Jaypee Institute of Information Technology, Noida – 2012.
  •  BE in Electronics and Communication Engineering from BIST, RGPV, Bhopal - 2008.
  •  Working as an Assistant Professor in OP Jindal University, Raigarh (C.G), from June 2022 to till date.
  •  Worked as a Temporary Faculty Assistant Professor in National Institute of Technology, Raipur from Aug 2019 to May 2022.
  •  Worked as an Assistant Professor in Bansal Institute of Science and Technology, Bhopal from July 2012 to July 2014.
  •   Worked as a Lecturer in VNSIT, Bhopal from Aug 2008 to June 2010.
  •  VLSI Design, Low Power VLSI Design, FPGA and ASIC based design
  •  Embedded Systems
  •  Machine Learning, Neural Networks.
  •  A. N. Tripathi, A. Rajawat “Early Area and Power Estimation Model For Rapid System Level Design and Design Space Exploration,” Advances in Electrical and Electronic Engineering (VSB-Technical University of Ostrava), vol. 20(1), pp. 66–72, Mar. 2022.
  •  A. N. Tripathi, A. Rajawat “An Accurate and Quick ANN based System-Level Dynamic Power Estimation Model using LLVM IR Profiling for FPGA Designs,” IEEE Embedded Systems Letters (IEEE), vol. 12, issue 2, PP. 58-61, 2020 DOI 10.1109/LES.2019.2935052.
  •  A. N. Tripathi, A. Rajawat “Fast and Accurate System-Level Power Estimation Model for FPGA based Designs,” Journal of Circuits, Systems, and Computers (World Scientific), Dec. 2018, DOI 10.1142/S0218126619502189.
  •  A. N. Tripathi, A. Rajawat “Fast and Efficient Power Estimation Model for FPGA based Designs,” Microprocessors and Microsystems (Elsevier), vol. 59, pp. 37–46, March 2018, DOI 10.1016/j.micpro.2018.03.005.
  •  A. N. Tripathi, A. Rajawat “System-Level Leakage Power Estimation Model for ASIC Designs,” Advances in Electrical and Electronic Engineering (VSB-Technical University of Ostrava), vol. 16(3), pp. 361–366, Sep. 2018.
  •  A. N. Tripathi, D. Simaiya, U. Sharma, “Hardware Implementation of GPRS Enabled Embedded Server for Remote Access terminal”. 10th International conference on WOCN, IEEE, 2013, Bhopal.
  •  D. Simaiya , A. N. Tripathi, U. Sharma, “Simulation and performance evaluation of energy efficient MAC protocols for wireless sensor networks”. 10th International conference on WOCN, IEEE, 2013, Bhopal.
  •  Delivered an expert talk (online) on “EDA Tools For FPGA and ASIC Platform: A Gateway to VLSI Industry” organized by Parul Institute of Engineering Technology, Vadodara, Gujarat (India), July 2020.
  •  Reviewer- IEEE Transactions on Circuit and System-Regular paper
  •  Reviewer- IEEE Transactions on Circuit and System-Express Briefs
  •  Reviewer- International Journal of Numerical Modelling IJNM (Willey publications)
  •  Reviewer- Silicon (Springer).
Digital Initiatives :                                                        
Admission Open 2024-25